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CHAPTER 1 
 
 
 
 
INTRODUCTION 
 
 
 
 
1.1. Background 
 
 
In today’s technology trend, Design and Reuse (D&R) is the current trend of 
technology with the implementation of IP core based SoC Design. The Altera FPGA  
is widely used as the programmable device to support the D&R. This is even more 
convenient with the development of System on Programmable Chip (SOPC) where 
Altera is leading the industry with its FPGA chips and the Quartus Application tools. 
 
The Altera Nios is 32-bit softcore RISC processor that is optimized for Altera field-
programmable gate array (FPGA) devices. It is a powerful embedded processor and 
is mainly used to control reconfigurable circuits running on the Altera FPGA.  
 
A USB core is quite useful to implement a system-on-chip (SoC) that can connect to 
a wide variety of devices. 
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1.2. Literature Research  
 
 
The availability of open source intellectual property (IP) cores such as those 
archived by OpenCores is a step in this direction.  Most of the open source cores are 
designed for Wishbone SoC bus compatibility.  Some work will be needed to make 
the open-source cores to work seamlessly with the Avalon bus present in Nios. 
 
 
 
 
1.3. Objective 
 
The main objective of the project is too implement USB soft core on Avalon 
Bus for Altera Nios Processor. 
 
In more details, it can be illustrated as below: 
 
• Implement USB softcore on Avalon bus 
• Configure the USB softcore in FPGA using the Altera development board 
with Nios processor 
• Perform USB communication testing with external device 
 
For academic learning the objective is to implement a USB softcore, like those that 
can be downloaded from the OpenCores, normally in Wishbone Bus, on a Nios 
Processor which has Avalon Bus. 
 
One of the ways to do is to connect the USB softcore with Wishbone Bus to a bridge 
to Avalon Bus. However, since this is an academic project, with the objective to 
learn about SOC, this is perfectly a project that can provide the learning towards 
learning SOC, Embedded System, IP cores, USB as well as software development 
for Embedded System. 
 
In order to complete this project, there are a few skills that need to be acquired.  
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These skills are: 
 
• Understanding of the APEX Development Board 
• Using Quartus II/SOPC in instantiation of the Nios System 
• Familiarization in using the SDK 
• Understanding of the Avalon Bus 
• Understanding of the USB 
  
